INTRODUCTION
Sub-ranging analog-to-digital ( A D ) converters [ I ] are getting more and more popular in different applications. In these converters the input signal is quantized first by a coarse (often I-hit) quantizer, then the analog residue i s calculated and requantized either by the same circuit (algorithmickyclic converter, [I] , Fig. 1 ) or by another similar stage (subranging/pipelined converter, [ 
I]).
Cyclic converters are easy to design and have very low areaand power-consumption. Pipelined converters can exhibit high throughput at medium or high resolution, and are commonly used in high-speed digital communication systems. Due to analog component mismatches, the resolution of these converters i s limited to 9-1 1 bits using standard technologies.
To enhance the resolution, instead of the expensive individual laser wafer trimming, self-calibration can he used, where the converter mcasures its own error and subtracts i t from thc output. The subtraction can be done either i n the analog domain (mixed-mode calibration, e.g. [2] ) or in the digital domain (fully-digital calibration, e.g. [3-9]). Fully digital calibration is thc most preferable. as it does not require high-precision analog or mixed-mode components such as capacitor-arrays or other digital-to-analog converter (DAC) in the system. In the first cycle, the input signal sampled, then quantized by a one-bit AID (i.e., a comparator), then the quantized output i s converted back to analog again by the DIA and subtracted from the input multiplied by the radix number g. The value o f 9 i s equal to two in the ideal case. I n the next cycle, this residue i s used as an input signal to obtain the sccond MSB, and so on, up to n. The output of the converter is the sequence of the one-bit di-s, which is the binary representation of the input signal i n the ideal case. Although the cyclic convener belongs to the family of l-hiustage sub-ranging conveners, its operation i s very similar to the successive approximation converter. The main difference i s that the latter one requires precise multibit feedback DAC.
Due to the finite precision of analog components, circuit non-ideality errors affect thc accuracy of the convener. The most important error source i s the capacitor mismatch which causes g to kcome inaccurate. As a result, two types of error can occur [4, 51. If g > 2, at specific inputs at least one stage will k saturated, causing missing-decision-level error (i.e.> the output does not change for a wide range of the input signal).
If g < 2, codes will be missing in the output (i.e., the output jumps larger than one LSB at a code transition). Note that digital calibration, which, using the measured errors, simply reassigns digital codes to other ones, dms not correct for missing analog decision levcls (there i s no information in the digital domain about the range of the input signal causing the same output code). Therefore, the uncalibrated converter must provide decision levels spaced at no more then one LSB of the target sure it won't turn over 2 even in a worst-case mismatch error,
(1) resolution 141. This can be ensured generally two ways: the first alternative i s to use a nominal g < 2 in the circuit to make i= I and use more stages to compensate for the resolution loss (unalog redundancy [4, 6] 
9"
kcomes easier.
In the following the 1 biUstage converters with g < 2 [4, 6] are examined in details. In Sec. I1 i t i s shown that these type of converters produce non-monotonic output. Although this behaviour occurs only sparingly (about l% of the input range), in some applications (control loops, process monitoring). nonmonotonicity should be avoided. A method to avoid this behaviour i s also suggested. Monotonicity of non-ideal pipelined conveners has been addressed in [IO] , however, this paper shows that even the ideal radix-based converters can exhibit non-monoranicity, and an easy fully-digital technique is suggested to remove the non-monotonic transitions, which can he used with traditional digital calibration techniques.
In Sec. I11 the linearity of these converters is discussed. I t i s shown that even the ideal radix-based converters have limited diffcrential linexity. T h i s minimum differential non-linearity (DNL) can be easily estimated from the number of cycles the converter operates (n). the radix number 9 , and the target resolution nbit. Although this linearity cannot he eliminated using radix-based digital correction techniques, it can be made as small as required for a given application. Linearity of pipelined converters has heen addressed in [ 1 I]. Here a less complex estimation of the minimum DNL is given and shown that this can be further dccreased by adding some more stages. 
MONOTONICITY OF RADIX-BASED CONVERTERS

A. Operation Derails
In [4], a radix-based pipeline converter was introduced, where thc first stages used a nominal gain g < 2 value, and the last I I stages used a nominal gain of 2. During the calihration process, these last stages were used to measure the residue jumps of the former stages. The need for two kinds of stages makes the implementation of this calibration technique to algorithmic converters difficult. Thus, in [61 equal radix numbers (g = 1.95) were suggested for all stages. In this case the residues during the conversion can be obtained as follows (cf. 
where E i s the quantization error. Another calculation method of the input signal i s where V~s n = ZK,f/g" and e' = cg"/2 5 0.5.
Thus, the digital output can be calculated as
Here, d l means the MSB, while d , denotes the LSB value of the digital word. The factor o f 112 comes from the fact that d, E {-1, l}, and i t can he even omitted by mapping di into the ( 0 , l ) binary representation, which transforms into a DC offset.in the digital output.
With an even traditional representation, when db i s the LSB and rl{ E {O, I}! the output can be calculated simply as In reality, as discussed in the introduction, an algorithmic converter with g < 2 will exhibit missing codes. Morcover. i t was proven previously i n Eq. (3) that (due to the negative feedback) the operation of the cyclic converter ensures that the ahsolute difference between the input signal and the ruddix-bused representation of the input signal will be always less then half LSB. in LSBla 0.95
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Unfortunately, this algorithm does not guarantee also monotonicity. Although this behaviour ensures that the difference between two consecutive digital output is less then or equal to one LSB, it allows this difference to he negative, thus, it allows non-monotonic behaviour, if such transition exists. Table I shows the the major code transitions of a cyclic converter with g = 1.95. It can he seen that code transition #5 is negative and its absolute value is lcss then one LSB.
Based on this derivation, it is expected that an ideal radixbased converter with g = 1.95 and TL = 12 produces major code transitions #O to #5, but no major code transitions #6 and above. Due to the missing codes, other (positive or negative) step sizes less then one LSB can also be produced. According to these derivations, Fig. 2(a) shows the transfer characteristics of an ideal radix-hased cyclic convener, while Fig. 2(b) shows the step-sizes in radix-g 12-hit LSB. Although the general transfer characteristic seems to he smooth without non-monotonic jumps, the inset of Fig. 2(a) shows that nonmonotonic code transition happens. The example shown is the transition of 10001101 1111 i 100011100000, containing the major code transition of #5.
Comparing Tab. I with Fig. 2(b) , it can he seen that most step sizes in the simulated ideal converter belong to the code transition W 5 derived above (one can quickly locate that in 
Ignoring the exhaustive derivation, the following statements As Eq. (7) is a continuous function of no, therc exists a real no.-I and no,^ for which Eq. (7) becomes equal to -1 and 0. respectively; can be proven:
, where 1.J denotes the integer Note that there exist a few g (e.g. 1.9276, 1.9659, 1.9836) for which the worst case code transition is exactly zero, but as g is a random variable, one cannot rely on them.
C. Requantizatiori
In the discussion above, calculation of the output code (Eq. ( 5 ) ) was assumcd to be infinitely precise. In a real hardware the output code is calculated, then requantized to rt,t,it < n part of a rational number. hit, which is the target resolution of the converter [6] . As ?%bit 5 n -2, the final LSB size will he 2-3 times larger then the step size of the radix-based converter, Thus, most of the non-monotonic transitions will he smoothed out by the requantiration process. However. due to the large number of nonmonotonic transitions and the fact that that the step-sizes of the radix-based converter arc uneven, there will always he some transitions which crosses one of the quantization thresholds, causing non-monotonic behaviour in the final output. Fig. 4 shows simulation results of a 12-hit. I4-cycle, g = 1.95 converter, Fig. 4(a) shows an e n l q e d part of the con- Fig. 4(h) shows all the step-sizes. It can he seen that there are several transitions when the output code is not monotonic even after the final quantization (Fig. 4(h) ). It is also shown that every non-monotonic transient output exists only within 0.2-0.3 LSB of the input signal (Fig. 4(a) ). Table II shows the statistics ofthe same example, showing [hat in the final output about I % of the input signal will he mapped wrongly. In most cases it does not cause any prohlem.
If this hehaviour is not acceptable, two methods can he used to avoid non-monotonicity. First, as the width of this transition is inversely proportional to n, the number of cycles the converter operates, increasing n will further decrease the width and also the number of non-monotonic code transitions. Note that this method does not eliminate these transitions completely. Alternatively, it was shown previously that this type of transition occurs only if 710 consecutive ones changes to n u consecutive zeros in the output code. This no can be calculated from g. e.g. i f g = 1.95, n o = 5 (cf. Sec.'II). Therefore. with a simple digital hardware subtracting one from any code containing 710 consecutive ones and adding one to any code containing consecutive zeros before the requantization process will eventually swap the two codes, thus removing all non-monotonic transitions from the digitally calibrated output code.
D. Noise iit the converfer
In the previous suhsections ideal noiseless converters were evaluated. In a real converter, however, analog noise cannot he avoided. In the presence of noise. thc definition of monotonicity must he modified: a convener is monotonic only if the m e m value of its output is monotonic. The monotonicity of the converter's outpul thus depends on the noise level and the number of samples used in the estimation of the mean value of the converter's output. The following preliminary results has been achieved and veriticd by simulation:
1. I f the noise variance (rt) i s much larger then that of the quantization noise ( q 2 / 1 2 , where q i s the quantization interval), the output of the converter will k very noisy, thus, deterministic non-monotonic code transitions cannot he localized.
2. If U: is in the order of q2/12, the analog noise behaves as a dither signal, causing many I-bit non-deterministic, non-monotonic code transitions in the signal. The deterministic non-monotonicity will be covered up by the dither signal. Note that if averaging i s used at the output of the converter, the deterministic non-monotonic transitions can he localized and removed by the methods described at the end of the previous subsection.
3. If the noise variance i s much smaller then that of the quantization noise, only the deterministic non-monotonic transitions appear in the output code sequence, and can be removed by the methods described earlier.
#
LINEARITY OF RADIX-BASED CONVERTERS Code Transition
Step size in LSBln
Another important property of radix-based converters is that even the ideal converter have limited linearity [ 1 I]. In this section. this property i s examined and the minimum achievable differential non-linearity i s estimated. The non-monotonic codes (cf. Sec. 11) are not taken into consideration throughout this section.
As it was discussed in the previous section, the step-sizes of a radix-based converter with g < 2 are not equal (cf. Tab. I),
meaning that in the case of a slow ramp input signal the duration time of each 12-bjt radix-based codes will differ. As these codes are calculated by the algorithm in the analog domain. the duration time of the codes cannot he changed later in the digital domain. Thus, even the final requantized output values of the converter will map the input signal unevenly to the output digital codes. Finally, Fig. 6 shows simulation results of the ideal radixbased converter. Fig. 6(a) shows the traditional representation of the DNL curve. from which one cannot see any specific DNL levels supporting the derivation above. However, representing the DNL with dots ( Fig. 6(h) ), one can clearly see the distinct lcvels of DNL caused by the different code transitions. Most of the levels are close to the derived ones of Tab. I V (see the gray lines of Fig. 6(b) ). There are some codes, however, where the DNL differs from the predicted ones. Thcse are IO-bit output codes which contain 12-hit code transitions with missing codes, thus thcy cannot be predicted from regular major code transitions.
Note that code transition #0-#1 +#O never happcns alone, but always with one more code transition (either 4 4 2 , -#3 or -#4), as the 4 consecutive transition still fit into the I LSB 10 t I LSBla criteria. This i s the reason why there i s no output code with approximatcly 0 DNL emor despite of its prediction in Tab. IV, row I. Using Tab. IV, the minimum DNL of a radix-based converter can be estimated as 0.29 LSB. This DNL is proportional to the ratio of the code width of the 7%-cycle converter and the targelcode width ofthe converter. Thus, increasing the number of cycles in the converter whilc keeping the target bit number the same will decrease this DNL error to an acceptable level for a desired application.
IV. CONCLUSION
In this paper properties of radix-bascd converters were discussed.
First, it was shown that even ideal conveners produce nonmonotonic output. The mathematical conditions derived in the paper for the Occurrence of the non-monotoniccode transitions can he used to easily detect these transitions in the output of a radix-based convener. Using the methnd suggested at the end of Sec. I1 designers can completely eliminate non-monotonic transitions in the digitally calibrated radix-based convener.
Second, it was shown that even ideal radix-based converters have limited linearity. which is inherited from the topology, thus it cannot be removed from the system. The expressions derived for the minimum differential non-linearity can be used to estimate the required number of stages n i n a given design, to push the minimum linearity error below the required value of the specification.
